

IFW



PRG2001-5CD3

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: *King*) Art Unit: 2811
)
Serial No.: 10/828,356) Examiner: Unknown
)
Filed: 4/19/2004 as a divisional of)
10/298,916 now U.S. patent 6,724,024)
)
For: *Charge trapping pull up element*)
)

INFORMATION DISCLOSURE STATEMENT

Mail Stop Amendment
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450


Sir:

1. Pursuant to 37 C.F.R. 1.97 and 1.98, and in compliance with 37 C.F.R. 1.56, the Office's attention is directed to the patents, publications and other information listed on the attached PTO-1449. Regarding the document(s), publication(s) or other information listed on the attached PTO-1449, Applicant believes the same may qualify as "prior" art to this application and should be treated accordingly, although Applicant(s) reserve(s) the right to contest the prior art status of any document, publication or information cited herein.

2. Pursuant to 37 C.F.R. 1.97(b) this Statement is being filed before the mailing date of a first Office action on the merits.

3. Copies of the aforementioned references were provided by the applicant and/or cited by the respective examiner in the related parent applications to the above. Should it be necessary for the applicant to provide additional copies of any other references, please contact the undersigned.

Respectfully submitted,

A handwritten signature in black ink, appearing to read "J. Nicholas Gross", written over a horizontal line.

July 22, 2004
726 Duboce Ave.
San Francisco, CA 94117
Tel. (415) 355-9800

J. Nicholas Gross, Attorney, Reg. No. 34,175

I hereby certify that the foregoing is being deposited with the U.S. Postal Service, postage prepaid, to Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, this 22nd day of July 2004



Information Disclosure Statement By Applicant

Substitute for form 1449/PTO

Page 1 of 7

Application Number: 10/828,356

Filing Date: 04/19/2004

First Named Inventor: King

Art Unit: 2811

Examiner Name: N/A

Attorney Docket Number: PRG2001-5CD3

Examiner Initials	Patent Number	Publication Date	Inventor Name
	US 3,558,736	06-28-1971	McGroddy
	US 3,651,426	03-21-1972	Boatner et al.
	US 3,974,486	08-10-1976	Curtis et al.
	US 4,047,974	09-13-1977	Harari
	US 4,143,393	03-06-1979	DiMaria et al.
	US 4,686,550	08-11-1987	Capasso et al.
	US 4,806,998	02-21-1989	Vinter et al.
	US 4,851,886	07-25-1989	Lee et al.
	US 4,903,092	02-20-1990	Luryi et al.
	US 4,945,393	07-31-1990	Beltram et. al.
	US 5,021,841	06-04-1991	Leburton et al.
	US 5,023,836	06-11-1991	Mori
	US 5,032,877	07-16-1991	Bate
	US 5,032,891	07-16-1991	Takagi et al.
	US 5,055,891	10-08-1991	Moll et al.
	US 5,084,743	01-28-1992	Mishra et al.
	US 5,093,699	03-03-1992	Weichold et al.
	US 5,130,763	07-14-1992	Delhay et al.
	US 5,162,880	11-10-1992	Hazama
	US 5,189,499	02-23-1993	Izumi et al.
	US 5,250,815	10-05-1993	Battersby et al.
	US 5,258,624	11-02-1993	Battersby et al.
	US 5,302,838	04-12-1994	Roenker et al.
	US 5,357,134	10-18-1994	Shimoji
	US 5,390,145	02-14-1995	Nakasha et al.
	US 5,442,194	08-15-1995	Moise
	US 5,448,513	09-05-1995	Hu et al.
	US 5,455,432	10-03-1995	Hartsell et al.
	US 5,463,234	10-31-1995	Toriumi et al.
	US 5,477,169	12-19-1995	Shen et at.
	US 5,523,603	06-04-1996	Fishbein et al.
	US 5,543,652	08-06-1996	Ikeda et al.
	US 5,606,177	02-25-1997	Wallace et al.
	US 5,633,178	05-27-1997	Kalnitsky
	US 5,675,157	10-07-1997	Battersby
	US 5,689,458	11-18-1997	Kuriyama
	US 5,698,997	12-16-1997	Williamson III et al.

Examiner
Signature:

Date
Considered:

Information Disclosure Statement By Applicant

Substitute for form 1449/PTO

Page 2 of 7

Application Number: 10/828,356

Filing Date: 04/19/2004

First Named Inventor: King

Art Unit: 2811

Examiner Name: N/A

Attorney Docket Number: PRG2001-5CD3

Examiner Initials	Patent Number	Publication Date	Inventor Name
	US 5,705,827	01-06-1998	Baba et al.
	US 5,732,014	03-24-1998	Forbes
	US 5,742,092	04-21-1998	Zotov et al.
	US 5,761,114	06-02-1998	Bertin et al.
	US 5,770,958	06-23-1998	Arai et al.
	US 5,773,996	06-30-1998	Takao
	US 5,798,965	08-25-1998	Jun
	US 5,804,475	09-08-1998	Meyer et al.
	US 5,843,812	12-01-1998	Hwang
	US 5,869,845	02-09-1999	Van der Wagt et al.
	US 5,883,549	03-16-1999	De Los Santos
	US 5,883,829	03-16-1999	Van der Wagt
	US 5,895,934	04-20-1999	Harvey et al.
	US 5,903,170	05-11-1999	Kulkarni et al.
	US 5,907,159	05-25-1999	Roh et al.
	US 5,936,265	08-10-1999	Koga
	US 5,945,706	08-31-1999	Jun
	US 5,953,249	09-14-1999	Van der Wagt
	US 5,959,328	09-28-1999	Krautschneider et al.
	US 5,962,864	10-05-1999	Leadbeater et al.
	US 6,015,739	01-18-2000	Gardner et al.
	US 6,015,978	01-18-2000	Yuki et al.
	US 6,075,265	06-13-2000	Goebel et al.
	US 6,077,760	06-20-2000	Fang et al.
	US 6,084,769	07-04-2000	Kozicki et al.
	US 6,091,077	07-18-2000	Morita et al.
	US 6,097,036	08-01-2000	Teshima et al.
	US 6,104,631	08-15-2000	El-Sharawy et al.
	US 6,128,216	10-03-2000	Noble Jr. et al.
	US 6,130,559	10-03-2000	Balsara et al.
	US 6,150,242	11-21-2000	Van der Wagt et al.
	US 6,184,539	02-06-2001	Wu et al.
	US 6,194,303	02-27-2001	Alphenaar et al.
	US 6,205,054	03-20-2001	Inami
	US 6,222,766	04-24-2001	Sasaki et al.
	US 6,225,165	05-01-2001	Noble Jr. et al.
	US 6,246,606	06-12-2001	Forbes et al.

Examiner
Signature:

Date
Considered:

Information Disclosure Statement By Applicant

Substitute for form 1449/PTO

Page 3 of 7

Application Number: 10/828,356

Filing Date: 04/19/2004

First Named Inventor: King

Art Unit: 2811

Examiner Name: N/A

Attorney Docket Number: PRG2001-5CD3

Examiner Initials	Patent Number	Publication Date	Inventor Name
	US 6,261,896	07-17-2001	Jun
	US 6,294,412	09-25-2001	Krivokapic
	US 6,301,147	10-09-2001	El-Sharawy et al.
	US 6,303,942	10-16-2001	Farmer
	US 6,310,799	10-30-2001	Duane et al.
	US 6,396,731	05-28-2002	Chou
	US 6,404,018	06-11-2002	Wu et al.
	Publication Number	Publication Date	Inventor Name
	US 2001/0005327 A1	06-28-2001	Duane et al.
	US 2001/0013621 A1	08-16-2001	Nakazato
	US 2001/0019137 A1	09-06-2001	Koga et al.
	US 2001/0024841 A1	09-27-2001	Noble Jr. et al.
	US 2001/0053568 A1	12-20-2001	Deboy et al.
	US 2002/0093030 A1	07-18-2002	Hsu et al.
	US 2002/0100918 A1	08-01-2002	Hsu et al.
	US 2002/0109150 A1	08-15-2002	Kajiyama

Examiner Initials	Foreign Publications	Publication Date	Name of Patentee or Applicant of Cited Patent
	EP 0747940 A2	12-11-1996	SGS-Thomsom
	EP 0747961 A2	12-11-1996	SGS-Thomsom
	EP 0655788 B1	01-21-1998	SGS-Thomsom
	EP 1050964 A2	11-08-2000	NEC Corporation
	EP 1085656 A2	03-21-2001	Texas Instruments
	EP 1107317 A1	06-13-2001	Hitachi
	EP 0526897 B1	11-07-2001	NEC
	EP 1168456 A2	01-02-2002	Progressant Technologies
	EP 1204146 A1	05-08-2002	Hitachi Ltd.
	WO 90/03646	04-05-1990	Dallas Semiconductor Corp.
	WO 99/63598	04-20-1999	Stanford
	WO 00/41309	07-13-2000	Raytheon Company
	WO 01/65597 A1	09-07-2001	Motorola, Inc.
	WO 01/69607 A2	09-20-2001	Motorola, Inc.
	WO 01/99153 A2	12-27-2001	Progressant Technologies

Examiner
Signature:

Date
Considered:

Information Disclosure Statement By Applicant

Substitute for form 1449/PTO

Page 4 of 7

Application Number: 10/828,356

Filing Date: 04/19/2004

First Named Inventor: King

Art Unit: 2811

Examiner Name: N/A

Attorney Docket Number: PRG2001-5CD3

Examiner Initials	Other Publications
	Final Report: SMILE MEL-ARI Project n°28741 – Chapter V, pp. 184-194.
	News Release from www.eurekalert.org/releases/udel-udcnflb.html , "UD Computer News: Future Looks Bright for Tunnel Diodes, Promising Faster, More Efficient Circuits," October 1, 1998, 4 pages.
	P. S. BARLOW, et al., "Negative differential output conductance of self-heated power MOSFETs," IEE Proceedings-I Solid-State and Electron Devices, Vol 133, Part I, No. 5, October 1986, pp. 177-179.
	E. CHAN, et al., "Compact Multiple-Valued Multiplexers Using Negative Differential Resistance Devices," IEEE Journal of Solid-State Circuits, Vol. 31, No. 8, August 1996, pp. 1151-1156.
	E. CHAN, et al., "Mask Programmable Multi-Valued Logic Gate Arrays Using RTDs and HBTs," IEE Proceedings-E: Computers and Digital Techniques, Vol. 143, No. 5, October 1996, pp. 289-294.
	Deen, Jamal (editor) et al., excerpt from "CMOS RF modeling, characterization and applications," World Scientific, April 2002, 34 pages.
	DOZSA, L. et al., "A transient method for measuring current-voltage characteristics with negative differential resistance regions," Research Institute for Technical Physics, P. O. Box 76, H-1325 Budapest, Hungary, (Received July 24, 1997; accepted August 1, 1997), 2 pages.
	GARDNER, CARL, RINGHOFER, CHRISTIAN, "Smooth Quantum Hydrodynamic Model Simulation of the Resonant Tunneling Diode," Dept. Of Mathematics Arizona State University, pp. 1-5, (1998).
	GEPPERT, Linda, "Quantum transistors: toward nanoelectronics," IEEE Spectrum, September 2000, pp. 46-51.
	GOLDHABER-GORDON, David et al., "Overview of nanoelectronic devices," Proc. IEEE, 85(4), April 1997, pp. 521-540.
	ALEJANDRO F. GONZALEZ, et al., "Standard CMOS Implementation of a Multiple-Valued Logic Signed-Digit Adder Based on Negative Differential-Resistance Devices," Proceedings of the 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000), 6 pages.
	HADDAB, Y. et al., "Quantized current jumps in silicon photoconductors at room temperature," J. Appl. Phys. 86 (7), 1 October 1999, pp. 3787-3791.
	G. I. HADDAD et al., "Tunneling Devices and Applications in High Functionality/Speed Digital Circuits," Solid State Electronics, Vol. 41, No. 10, Oct. 1997, pp. 1515-1524.
	HANSCH, W. et al., "The planar-doped-barrier-FET: MOSFET overcomes conventional limitations," ESSDERC'97 27th European Solid-State Device Research Conference, Stuttgart, 22-24 September 1997, 4 pages.
	C. P. HEIJ, et al., "Negative Differential Resistance Due to Single-Electron Switching," Applied Physics Letters, Vol. 74, Number 7, February 15, 1999, 5 pages.
	HONG, J.W. et al, "Local charge trapping and detection of trapped charge by scanning capacitance microscope in SiO2/Si system," Appl. Phys. Lett., 75 (12), Sept. 20, 1999, pp. 1760-1762.
	JUNGEL, A, POHL, C., "Numerical Simulation of Semiconductor Devices: Energy-Transport and Quantum Hydrodynamic Modeling," Fachbereich Math., Tech. Univ. Berlin, Germany, pp.1-9, 1998.
	KARNA, Shashi P. et al., "Point defects in Si-SiO2 systems: current understanding," Published in G. Pacchioni et al. (eds.), "Defects in SiO2 and related dielectrics: science and technology," Kluwer Academic Publishers, p. 599-615, (2000), 19 pages.

Examiner
Signature:

Date
Considered:

Information Disclosure Statement By Applicant

Substitute for form 1449/PTO

Page 5 of 7

Application Number: 10/828,356

Filing Date: 04/19/2004

First Named Inventor: King

Art Unit: 2811

Examiner Name: N/A

Attorney Docket Number: PRG2001-5CD3

Examiner Initials	Other Publications
	KING, Tsu-Jae et al., Serial number 09/602,658, entitled "CMOS Compatible Process for Making a Tunable Negative Differential Resistance (NDR) Device," filed June 22, 2000, 33 pages.
	KING, Tsu-Jae et al., Serial number 09/603,101, entitled "CMOS-Process Compatible, Tunable NDR (Negative Differential Resistance) Device and Method of Operating Same," filed June 22, 2000, 34 pages.
	KING, Tsu-Jae et al., Serial number 09/603,102, entitled "Charge Trapping Device and Method for Implementing a Transistor having a Negative Differential Resistance Mode," filed June 22, 2000, 39 pages.
	S. J. KOESTER, et al., "Negative Differential Conductance in Lateral Double-Barrier Transistors Fabricated in Strained Si Quantum Wells," Applied Physics Letters, Vol. 70, No. 18, May, 1997, pp. 2422-2424.
	O. LE NEEL, et al., "Electrical Transient Study of Negative Resistance in SOI MOS Transistors," Electronics Letters, Vol 26, No 1, pp. 73-74, Jan 1990.
	S. LURYI and M. MASTRAPASQUA, "Light-emitting Logic Devices based on Real Space Transfer in Complementary InGaAs/InAlAs Heterostructures", in "Negative Differential Resistance and Instabilities in 2D Semiconductors", ed. by N. Balkan, B. K. Ridley, and A. J. Vickers, NATO ASI Series [Physics] B 307, pp. 53-82, Plenum Press (New York 1993).
	SERGE LURYI and MARK PINTO, "Collector-Controlled States and the Formation of Hot Electron Domains in Real-Space Transfer Transistors," AT&T Bell Laboratories, pp. 1-7, 1992.
	SERGE LURYI and MARK PINTO, "Collector-Controlled States in Charge Injection Transistors," SPIE-92 Symposium, pp. 1-12, 1992.
	R. H. MATHEWS, et al., "A New RTD-FET Logic Family," Proceedings of the IEEE, Vol. 87, No. 4, pp. 596-605, 1999.
	P. MAZUMDER, et al., "Digital Circuit Applications of Resonant Tunneling Devices," Proceedings of the IEEE, Vol. 86, No. 4, pp. 664-686, April, 1998.
	S. MOHAN, et al., "Logic Design Based on Negative Differential Resistance Characteristics of Quantum Electronic Devices," IEE Proceedings-G: Electronic Devices, Vol. 140, No. 6, Dec. 1993, pp. 383-391.
	S. MOHAN, et al., "Ultrafast Pipelined Adders Using Resonant Tunneling Transistors," IEE Electronics Letters, Vol. 27, No. 10, May 1991, pp. 830-831.
	S. MOHAN, et al., "Ultrafast Pipelined Arithmetic Using Quantum Electronic Devices," IEE Proceedings-E: Computers and Digital Techniques, Vol. 141, No. 2, Mar. 1994, pp. 104-110.
	FARID NEMATI et al., "A Novel High Density, Low Voltage SRAM Cell With a Vertical NDR Device," Center for Integrated Systems, Stanford University, CA, (2 pages).
	FARID NEMATI et al., "A Novel Thyristor-based SRAM Cell (T-RAM) for High-Speed, Low-Voltage, Giga-scale Memories," Center for Integrated Systems, Stanford University, CA, (4 pages).
	S.M.A. NIMOUR, R. OUSTI, N. ZEKRI, "Effect of Spatially Disordered Barriers on the Band Structure of Finite Superlattices," phys. stat. sol. (b) 1998, 209, No. 2, 311-318.
	R. OBERHUBER, et al., "Tunnel-Devices with Negative Differential Resistivity Based on Silicon?," Source: Deutsche Forschungsgemeinschaft and Siemens AG, date unknown, 2 pages.
	C. PACHA, et al., "Resonant Tunneling Device Logic Circuits," Microelectronics Advanced Research Initiative (MEL-ARI,) July 1998-July 1999, pp. 1-22.

Examiner
Signature:

Date
Considered:

Information Disclosure Statement By Applicant

Substitute for form 1449/PTO

Page 6 of 7

Application Number: 10/828,356

Filing Date: 04/19/2004

First Named Inventor: King

Art Unit: 2811

Examiner Name: N/A

Attorney Docket Number: PRG2001-5CD3

Examiner Initials	Other Publications
	C. PACHA and K. GOSER, "Design of Arithmetic Circuits using Resonant Tunneling Diodes and Threshold Logic," Lehrstuhl Bauelemente der Elektrotechnik, Universitat Dortmund, pp. 1-11, September 1997.
	S. L. ROMMEL, et al., "Room Temperature Operation of Epitaxially Grown Si/Si _{0.5} Ge _{0.5} /Si Resonant Interband Tunneling Diodes," Applied Physics Letters, Vol. 73, No. 15, pp. 2191-2193, 1998.
	SCOFFIELD, John H. et al., "Reconciliation of different gate-voltage dependencies of 1/f noise in n-MOS and p-MOS transistors," IEEE Trans. Electron. Dev. 41 (11), 11 pgs.
	A. SEABAUGH, "Promise of Tunnel Diode Integrated Circuits," Tunnel Diode and CMOS/HBT Integration Workshop, December 9, 1999, Naval Research Laboratory, Washington, DC., 13 Pages.
	SEABAUGH A., BRAR B., BROEKAERT T., MORRIS F., and FRAZIER G., "Resonant Tunneling Mixed Signal Circuit Technology," Solid-State Electronics 43:1355-1365, 1999.
	SEABAUGH, A. et al., "Tunnel-Diode IC," Minneapolis, October 2, 2001, 23 pages.
	SHAO, Z., POROD, W., LENT, C., & KIRKNER, D., "Transmission Zero Engineering in Lateral Double-Barrier Resonant Tunneling Devices," Dept. Of Electrical Engineering, University of Notre Dame, pp. 1-7 (1996).
	SHOUCAIR F. et al., "Analysis and Simulation of Simple Transistor Structures Exhibiting Negative Differential Resistance," EECS Department, UC Berkeley, Berkeley CA, (4 pages).
	J. P. SUN, et al., "Resonant Tunneling Diodes: Models and Properties," Proceedings of the IEEE, Vol. 86, No. 4, April 1998, pp. 641-661.
	J. P. A. VAN DER WAGT, "Tunneling-Based SRAM," Proceedings of the IEEE, Vol. 87, No. 4, pp. 571-595, 1999.
	J. P. A. VAN DER WAGT, et al., "RTD/HFET Low Standby Power SRAM Gain Cell," Source: Corporate Research Laboratories, Texas Instruments, 1998, 4 pages.
	VILLA, S. et al., "Application of 1/f noise measurements to the characterization of near-interface oxide states in ULSI n-MOSFET's," Dipartimento di Elettronica e Informazione, Politecnico di Milano (Italy), 7 pages.
	WIRTH, G. et al., "Periodic transconductance oscillations in sub-100nm MOSFETs," ESSDERC '97 27th European Solid-State Device Research Conference, Stuttgart, 22-24 September 1997, 4 pages.
	G. WIRTH, et al., "Negative Differential Resistance in Ultrashort Bulk MOSFETs," IECON'99 Conference Proceedings, Vol. 1, San Jose, 1999, S. 29 - 34.
	JIAN FU ZHANG, "Traps: Detrapping," Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: December 27, 1999, John Wiley & Sons, Inc., 4 Pages.
	JIAN FU ZHANG, "Traps: Effects of Traps and Trapped Charges on Device Performance," Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: December 27, 1999, John Wiley & Sons, Inc., 2 Pages.
	JIAN FU ZHANG, "Traps: Measurement Techniques," Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: December 27, 1999, John Wiley & Sons, Inc., 5 Pages.
	JIAN FU ZHANG, "Traps: Origin of Traps," Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: December 27, 1999, John Wiley & Sons, Inc., 4 pages.
	JIAN FU ZHANG, "Traps: Trapping Kinetics," Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: December 27, 1999, John Wiley & Sons, Inc., 2 Pages.

Examiner
Signature:

Date
Considered:

Information Disclosure Statement By Applicant

Substitute for form 1449/PTO

Page 7 of 7

Application Number: 10/828,356

Filing Date: 04/19/2004

First Named Inventor: King

Art Unit: 2811

Examiner Name: N/A

Attorney Docket Number: PRG2001-5CD3

Examiner Initials	Other Publications
	JIAN FU ZHANG, "Traps," Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: December 27, 1999, John Wiley & Sons, Inc., 2 Pages.
	ZHANG, J.F. et al., "A comparative study of the electron trapping and thermal detrapping in SiO ₂ prepared by plasma and thermal oxidation," J. Appl. Phys. 72 (4), 15 August 1992, pp. 1429-1435.
	ZHANG, J.F. et al., "A quantitative investigation of electron detrapping in SiO ₂ under Fowler-Nordheim stress," J. Appl. Phys. 71 (12), 15 June 1992, pp. 5989-5996.
	ZHANG, J.F. et al., "Electron trap generation in thermally grown SiO ₂ under Fowler-Nordheim stress," J. Appl. Phys. 71 (2), 15 January 1992, pp. 725-734.

Examiner
Signature:

Date
Considered: